



# Reinventing SoC Verification – It Is about Time

Simon Chang

# Tutorial Agenda


- Industry Status and Need for Change
- Integration Verification with Formal Technology
- Kicking Verification up a Notch with Multi-Core Simulation
- Leveraging Hardware: Acceleration, Emulation, and FPGA Prototyping
- Automating Test Creation with Portable Stimulus
- Bringing It All Together: Planning, Management, Coverage and Debug

# Tutorial Agenda

- **Industry Status and Need for Change**
- Integration Verification with Formal Technology
- Kicking Verification up a Notch with Multi-Core Simulation
- Leveraging Hardware: Acceleration, Emulation, and FPGA Prototyping
- Automating Test Creation with Portable Stimulus
- Bringing It All Together: Planning, Management, Coverage and Debug

# Challenges in HW/SW Systems


- Many IPs
  - Standard I/O
    - WiFi, USB, PCI Express® (PCIe®), etc.
  - System infrastructure
    - Interconnect, interrupts, UART, timers...
  - Differentiators
    - Custom accelerators, modem...
- Many cores
  - Both symmetric and asymmetric
  - Both homogeneous and heterogeneous
- Lots of software
  - Part of core functionality
    - Communication stack, DSP software, GPU microcode...
  - User application software infrastructure
    - Android, Linux...





# Common Customer Use Models Leveraging Integrated Suite

Enables optimized verification and SW development flows



# Tutorial Agenda

- Industry Status and Need for Change
- **Integration Verification with Formal Technology**
- Kicking Verification up a Notch with Multi-Core Simulation
- Leveraging Hardware: Acceleration, Emulation, and FPGA Prototyping
- Automating Test Creation with Portable Stimulus
- Bringing It All Together: Planning, Management, Coverage and Debug

# Why SoC Integration Verification

- Lint/super-lint are required before designers block go into verification
- Formal-based integration “Linting” before integrated subsystem/system go into system-level verification
- Similar to RTL linting, many issues can be cleaned up a lot quicker to enable system-level functional verification


# What Goes In / What Comes Out

- System specification (IP-XACT or other format) defining integration information
  - Direct connections (conditional or unconditional)
  - Indirect connection – how does one block talk to another without a direct connection
  - Address mapping for the different components
  - Control and status registers
  - Low-power descriptions (UPF, CPF, IP-XACT extension)
  - Clock and reset information
- Verify that the integrated system meets the specifications

# SoC Integration Verification – What It Is and Is Not

- It is NOT SoC functional or system verification
- It verifies that the System level integration specification matches the RTL
- For example: Verify that a master is reaching a slave via expected path, we check:
  - The physical connection along the path
  - The address mapping, mostly to ensure that the transaction passes through the interconnect
  - The interconnect is configured correctly
  - There is no other paths that the expected path
  - Does not verify the full data-integrity

# The Flow



- Clock and Reset Verification
- Control & Status Register Verification
- Master/Slave Path Verification
- Connectivity Verification

# The Problem: A Tangled Web


## Connection Types

Combinational

1. Direct
2. Conditional

Pipelined

3. Fixed latency
4. Variable latency
5. Fixed latency and multiplexing logic
6. Variable latency and multiplexing logic





# The Key: The 3 C's

- Proving all connections in the chip are correct
  - In a typical chip there may be 10,000+ connections to verify
- Traditional simulation methods lack efficient way to exercise the connections
  - Significant manual effort to apply stimulus → **Controllability**
- Very difficult to assess coverage in a simulation environment
  - Have you really exercised all combinations? → **Coverage**
- Finally, it's a big challenge to identify whether all connections are tested by the testbench
  - Do you have checks for all connections? → **Completeness**

# The Solution: Formal Analysis

Solving the 3 challenges:

**1. Controllability**

## Black-Boxing

By removing unnecessary logic, we can give the tool direct access to IP interfaces to apply stimulus

**2. Coverage**

## Formal Verification

The exhaustive nature of formal analysis ensures a comprehensive analysis for the connections being tested

**3. Completeness**

## Reverse Connectivity

Automatic RTL analysis identifies missing checks for existing connections

# Problem Statement: Register Verification



- Critical validation goal of any programmable block is checking the design matches the register specification
  - Straightforward to verify under ideal conditions (i.e. simple read-write registers)
- Time consuming and difficult for more complex cases
  - Register interactions
  - Secure access
  - Dependency on status update
  - Simultaneous actions

# Problem Statement: Register Verification (cont.)




- Proliferation of registers
  - Even small IP blocks can have 100s
  - Unit level control & status registers can number in the thousands
  - Automation is key to effectively dealing with large numbers
- Prove the data integrity of register fields
  - Reset values – data read gets reset values until it is written to
  - Write values – data read gets values from most recent data write
  - Access types / attributes

# Exhaustive Register Verification




- Formal proofs are exhaustive
  - Checks for all possible sequences of RD/WRs in any order
  - Checks for all register addresses, aliases, and interferences
- Conceptually, the following non-deterministic trace is considered by formal for proving address A:



# SoC Clock and Reset Verification

- **Specification**
  - Define clocks and reset pins at the top-level
  - Which flops get which type of reset
  - Obtained from IP-XACT or CSV specification
  - Identify generated clocks, gated clocks
- **SoC Clock and Reset**
  - Identify clock/reset drivers and connections between top-level and block-level
  - Verify the specification
  - Help create reset sequence
  - Extract clock and reset connections

# Path Analysis




- User provides
  - RTL Master and Slave interface
    - ABVIP (standard or custom) instantiations for each port
  - Spec (IP-XACT or CSV/xls)
    - Address ranges for the master/slave agents connected to the fabric
    - Other information like: Interface clock, address bus width, instance of ABVIP for corresponding port, etc.
- Tool provides automation
  - Transactions show up at correct destination port (group of covers)
  - Ensure transactions do not show up at unintended destinations (assertion per unintended destination)
  - Create tasks that exercise master/slave permutations containing the properties above



# Path Analysis Examples

- Considering the following

Repeat for all paths and address ranges




# Tutorial Agenda

- Industry Status and Need for Change
- Integration Verification with Formal Technology
- **Kicking Verification up a Notch with Multi-Core Simulation**
- Leveraging Hardware: Acceleration, Emulation, and FPGA Prototyping
- Automating Test Creation with Portable Stimulus
- Bringing It All Together: Planning, Management, Coverage and Debug

# Does Parallelism Really Require New Algorithms?

- In some cases, no
  - For example, a for-loop can sometimes be broken up to smaller tasks
  - “Embarrassingly parallel algorithms”
- In other cases, yes
  - Example: sum of a vector of elements
    - Single CPU algorithm: go over the vector elements one by one and accumulate them into a single memory location
    - Parallel CPUs algorithm: do a “binary tree” sum




# Multi-Core Isn't the Only Server Change: Now Cache Is King

- Multi-core is not the only thing that's changed in the last 20 years
- Cache memory hierarchy has become increasingly important for performance optimizations
- Example:
  - In the 90's: linked-list was considered perfectly fine
  - Today: keeping your elements in a contiguous vector is much better!
- Careful consideration of modern server architecture is key

# Why a Paradigm Shift?

- Optimizing any 20-year-old architecture for new servers is challenging
  - Change expense is high and performance yield is often low – which is the software headache generally observed
  - From engineering perspective it is also known that all architectures have a life cycle – the challenge is finding the right circumstance to trigger that new architecture
- A new simulation engine, re-architected from scratch, is a solution
- Modernization isn't enough – a different algorithm is required
  - Analyze the dependency graph at a global scale
  - Existing algorithms rely too much on global, cache-inefficient data structures

# Parallel Simulation Requires a Paradigm Shift



# Introducing Xcelium Parallel Simulator

High-performance third-generation parallel simulator

REVOLUTIONARY

roc»etick



PROVEN

Incisive®  
Enterprise Simulator



OPTIMIZED

- **2X** average single-core **speed-up**
- **Direct kernel** engine integration
- **New randomization** engine



**Xcelium™**  
Parallel Simulator

**3X+** RTL **5X+** Gate **10X+** DFT




# Xcelium™ Contains RocketSim® Multi-Core Simulation Technology

New core engine for third generation of simulation

- Unique compile/elaboration process analyzes each design's dependency graph
- Patented and patent-pending technology proven scalable beyond a billion gates
- Multi-core speed-up over single-core performance

## Breaking the Dependency Barrier

Complex dependency graph



- Automatically maps dependency graph to cores to maximize speed
- Users can set number of cores on command line without recompile

# Xcelium Multi-Core Enables More Efficient SoC Verification

- Single-core simulation slows with more events
- To compensate, verification teams narrowed tests
- But SoC functions operate concurrently
- Multi-core simulation is more effective with higher event density

Simulation Function	Event Density	SoC HW Run Time	Single-Core	Multi-Core	Multi-Core Speedup
Boot Sequence	1.0	28 ms	16.8 hr	5.7 hr	2.9X
Test Scenarios	4.3	15 ms	37.3 hr	6.8 hr	5.5X
Overall	2.1	43 ms	54.1 hr	12.5 hr	4.3X

- Multi-core simulation enables test methodology better suited for SoC
- Perspec™ System Verifier can be used to create concurrent scenarios
- Creates test alignment between Xcelium™ multi-core and Palladium® Z1 acceleration

Concurrent Test Scenarios	Single-Core	Multi-Core
1	0.6 hr	0.2 hr
2	1.0 hr	0.3 hr
3	1.4 hr	0.4 hr
4	1.7 hr	0.5 hr
5	2.1 hr	0.6 hr

# Xcelium Summary


## Xcelium™ Parallel Simulator, the industry's first production-ready third-generation simulator

- **Multi-core engine** architected for **fast SoC** simulation
  - **Patented** solution analyzes design and selects configuration for speed
  - Provides on-average simulation speed-up of **3X RTL**, **5X gate-level**, **10X DFT**
- **Single-core engine** refactored for **fast IP** simulation
  - Proven engine runs comprehensive set of simulation use cases
  - Provides on average **2X speed-up** over Incisive® Enterprise Simulator
- **Productivity** features enable efficient verification
  - Innovative solutions on top of fast engines reduce overall project time
  - Provides **enhanced smart exclusion flow and parallel multi-core**

# Tutorial Agenda


- Industry Status and Need for Change
- Integration Verification with Formal Technology
- Kicking Verification up a Notch with Multi-Core Simulation
- **Leveraging Hardware: Acceleration, Emulation, and FPGA Prototyping**
- Automating Test Creation with Portable Stimulus
- Bringing It All Together: Planning, Management, Coverage and Debug

# Verification of Different Payload Sizes




# There Is No “One Size Fits All”

Verification and software platforms need to interoperate




# Use Models for Hardware Based Verification






# Palladium Z1: Core Value Proposition


Bridging the productivity gap



# Emulation Use Models



# Emulation & FPGA Co-Exist




The roadmap is provided for informational purposes only and does not represent a commitment to deliver any of the features or functionality discussed in the materials.

# Prototyping Use Modes




# Common Compile Flow

- Reuse of the existing (Palladium®) emulation environment
  - Clock definition, memory models, clocking mode (CAKE1/2), scripts
- No learning of new tools and flows
- Congruency between emulation and prototyping
  - No guessing about which debug results are correct
  - Going back to emulation for detailed debug and failure analysis
- Fast & easy transition from emulation to prototyping
- Identical language coverage
  - No RTL changes required



# Time to Prototype



- No FPGA -specific design/RTL modifications needed
  - Handling of any clocking structure and any number of clocks
  - Automatic memory compilation & modeling
- Fully automatic, multi-FPGA partitioning
  - Optional, manual guidance for performance optimization

- Pre FPGA P&R model validation
  - Multiple design integrations per day
  - Avoids time consuming FPGA P&R runs
- Fully integrated FPGA P&R
  - Automatic constraint generation
  - Guaranteed P&R success

# Tutorial Agenda


- Industry Status and Need for Change
- Integration Verification with Formal Technology
- Kicking Verification up a Notch with Multi-Core Simulation
- Leveraging Hardware: Acceleration, Emulation, and FPGA Prototyping
- **Automating Test Creation with Portable Stimulus**
- Bringing It All Together: Planning, Management, Coverage and Debug

# System-Level Scenarios

- The whole is greater than the sum of its parts!
  - And so are its bugs...
- Application use-cases involve multiple IPs interoperating
  - Example – read video off a mass-storage device, decode, split audio data from video frames, process by dedicated multi-media engines
- Stress and performance use-cases involve saturated utilization of shared resources
  - Example – all processors and DMA-enabled controllers access a certain memory controller in parallel
- System low-power use-cases need to be crossed with functional scenarios
- System coherency of caches/TLBs requires coordinated pattern of accesses from CPUs and non-processor masters



# SoC Verification Needs to Address:



# The Solution: Perspec™ System Verifier

Revolution in:


Test  
Creation

Self  
Checking

Coverage


Debug

Vertical Reuse



All measurements as compared to hand-generated testcases on previous projects

# Modeling Abstract System Behavior



**action** capture {  
 output out\_mem: mem\_buff\_t to mem;  
 constraint out\_mem.data.kind in [IMAGE, VIDEO];  
 constraint out\_mem.data.resolution in [LOW..MED];  
};


**Realization #1 (C):**  
 call existing SW drivers

// Mapping to C  
**extend** capture {  
**exec body C #:**  
 capture\_video(<(out\_mem.addr)>, <(out\_mem.length)>);  
**end #;**  
};

**Realization #2 (SV):**  
 call existing SW drivers


// Mapping to SV  
**extend** capture {  
**exec body SV #:**  
 `uvm\_do\_on\_with(capture\_video, p\_sequencer.ace\_sequencer,  
 {capture\_video.addr ==(<(out\_mem.addr)>;  
 capture\_video.length == <(out\_mem.length)>;});  
**end #;**  
};

# Modeling Abstract System Behavior



# Productivity for System Verification


## Auto-Completion of Partial Scenarios



***Automatically and exhaustively complete  
the goals into full legal scenarios***


# Use-Case Creation with Operators

## Scenario Creation



User scenario  
specification

*Achieve massive high-quality  
system scenarios*



Schedule elements



Data elements


# Runtime (RT) Control Flow

- Motivation
  - In post-silicon and ICE, we may need to run billions of actions
  - On all platforms, code may need to react to the state of the DUT
- RT operators enable scalability of tests for fast platforms
  - Combine intelligent solving with RT variations to achieve large scenarios
  - Reactivity and control flow in run-time
  - Stress condensed scenarios with minimal code size
- Enhanced ROI for user's fast platforms

Example:  
runtime if

```
action cond_test {  
  compound {  
    > s: sample_state;  
    > runtime_if (s.val > 10) {  
      > then: serial {  
        > A;  
        > B;  
      };  
      > else: serial {  
        > C;  
        > D;  
      };  
    };  
  };  
};
```


solve



Sub-activities under  
conditional execution  
branches

Rules are statically  
guaranteed for all  
possible execution  
flows


# Portable Stimulus Usage Flow






# Productivity from Built-In Content Libraries

- Requirements/opportunities:
  - Much of the SoC's logic is modeled the same way
    - It is possible to model the generic aspects of an SoC
  - Consistent coding style and methodology can improve readability and reuse
  - Can build libraries for cache, distributed virtual memory and low power logic
- Cadence libraries



**System Methodology Library (SML)**

- Captures system modeling including memories, processors, and more
- User provides Excel configuration tables



**PSlib for ARM Architecture**



- Provides built-in flexible content for ARM-related challenges
- Examples: cache, DVM, and low-power scenarios

# Tutorial Agenda

- Industry Status and Need for Change
- Integration Verification with Formal Technology
- Kicking Verification up a Notch with Multi-Core Simulation
- Leveraging Hardware: Acceleration, Emulation, and FPGA Prototyping
- Automating Test Creation with Portable Stimulus
- **Bringing It All Together: Planning, Management, Coverage and Debug**


# Debug Strategic Direction

- Provide the most productive debug tool in the industry by innovating
  - Patented Root Cause Analysis (RCA)
  - Smartlog identifies point of failure and more ...
  - Leveraging market leading JasperGold® Formal technology in RTL debug
  - Optimized debug solution for multi-core simulation debug
- Significantly reduces debug effort via faster time to root cause
  - Full context views with one-click to point of interest
  - Synchronized waveform and source views
  - RCA to identify most likely causes




# Saving debug time using innovative technologies

- Patented root cause analysis and data exploration speeds debug
- Formal technology powers expression calculator for “signal/assertion prototyping”
- Modern multi-threaded GUI prevents freezing on single operations
- Auto recognition of UVM errors to set debug starting point
- Pre-indexed, dedicated debug database for performance and scalability
- Smartlog of both SV and \$display messages SV with single-click navigation to source and execution location




# Embedded Software Debug Flow and Important Features




- **Complete Context of SW execution**
  - Timed view of SW source code execution by line
    - For all cores and all images
  - Source code lines executed
    - Navigate to next or last execution
- **View of Memory from SW perspective**
  - Memory view recorded based on processor register, instruction and memory transactions
- **Ability to create custom visualization for faster debug**
  - Calculated message – custom print of values and expressions on execution of any line of code
  - Color coded data patterns show in all source displays and waveform displays

# Protocol Debug Flow and Important Features



- Hierarchy view
  - Visibility into errors and warnings on all VIP instances
  - One-click navigation to error or warning location
- Smartlog
  - Messages have full execution scope and filtering
- Channel viewer
  - Visualization of protocol traffic
  - Highlight data resulting from specific command
- Life Story
  - How object changes during simulation
  - For transactions or statemachines

# Portable Stimulus Debug Flow and Important Features




- UML activity Diagram visualization of multi-threaded test scenarios
- Waveform visualization of action executions in time by core
- Smartlog of all all action activations and completions

# Indago Vision: The most productive debug tool in the industry

- 4 apps exist today


... with more features and apps on the way



- Common platform with apps addressing specific debug tasks
- Indago is core design debug (RTL, GL, TB, LP, MCE) and common debug GUI




# Getting Started with Metric-Driven Verification




# Metric-Driven Signoff

Quality via multi-engine metrics aggregated in vManager, IP to SoC



# Plan-Based Multi-Engine Verification from Cadence – Complete!



# What an Integrated Metric-Driven Signoff Portal Looks Like

Sessions:

Session Status	Name	Total Runs	#Passed	#Failed	Start Time	Owner
(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)
completed	Chip_ENET.14_02_26_11_35_38_...	3	3	0	2/28/14 ...	melancon
completed	ams_smoke	2	2	0	1/29/14 ...	magraham
completed	hw_sw_nightly	17	17	0	6/9/10 1...	magraham
completed	IO_SS_Connectivity	1	0	1	3/6/14 2:...	joseb
completed	SMC_Block_formal.14_02_27_13_...	11	10	1	2/27/14 ...	joseb
completed	SMC_Block_sim.14_02_27_13_37...	1	1	0	2/27/14 ...	joseb
completed	UART_Block_UNR	1	1	0	2/26/14 ...	joseb
completed	IO_Subsystem.14_02_28_16_07_...	12	12	0	2/28/14 ...	johnn
completed	UART_Block.14_02_26_11_57_41...	12	5	7	2/26/14 ...	johnn
completed	LowPower_Verification	1	1	0	1/24/14 ...	johnn

Multiple Users

Multiple Projects

Multiple Engines

vPlan Hierarchy


Name	Overall Average Grade	Assertion Status Grade	Assertion Failed
Switch Verification Plan	56.47% *	62.73%	1
1 SoC	58.39% *	n/a	0
1.1 HW_slash_SW Integration [VIRTUAL]	58.39% *	n/a	0
1.2 Use Case [SW DRIVEN]	n/a	n/a	0
2 Subsystem	51.71%	60%	0
2.1 ENet [SIM-ACCEL]	69.62%	n/a	0
2.2 IO Subsystem	33.8%	60%	0
2.2.1 Interconnect Verification [SIM]	46.46%	n/a	0
2.2.2 IP Connectivity [FORMAL]	0%	n/a	0
2.2.3 Power Intent [SIMULATION]	54.95%	60%	0
3 IP	59.32%	63.75%	1
3.1 UART [SIMULATION]	73.98%	88.89%	0
3.2 SMC [FORMAL]	80.38%	43.18%	1
3.3 PLL [MIXED SIGNAL SIM]	53.27%	n/a	0
3.4 GPIO [SIMULATION]	58.25%	n/a	0
3.5 SPI [SIMULATION]	30.73%	n/a	0

SIMULATION

FORMAL


MIXED SIGNAL

ACCELERATION



Verification Signoff Data  
across Multiple Sites

# Cadence Verification Suite



- **Fast Best-in-class engines**
- **Smart** Flow-driven engine integrations
- **Optimized** comprehensive solutions

**cā dence®**

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at [www.cadence.com/go/trademarks](http://www.cadence.com/go/trademarks) are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.